MerryMage
|
ae7d118f22
|
A64: Implement DUP (element), vector variant
|
2018-02-11 14:34:13 +00:00 |
|
MerryMage
|
b87814ce88
|
load_store_multiple_structures: Improve IR codegen for selem == 1 case
|
2018-02-11 12:48:49 +00:00 |
|
MerryMage
|
6113346a5b
|
A64: Implement FSUB (vector)
|
2018-02-11 12:18:05 +00:00 |
|
MerryMage
|
8c6fce20d2
|
IR: Implement FPVectorSub
|
2018-02-11 12:17:53 +00:00 |
|
MerryMage
|
4df6c424df
|
Forward declare IR::Opcode and IR::Type where possible
|
2018-02-11 11:52:44 +00:00 |
|
MerryMage
|
09632954d7
|
A64: Implement CNT
|
2018-02-11 11:52:44 +00:00 |
|
MerryMage
|
c2c9ea85a5
|
IR: Implement VectorPopulationCount
|
2018-02-11 11:52:44 +00:00 |
|
MerryMage
|
0996d4fd2e
|
A64: Implement MLS (vector)
|
2018-02-11 11:04:46 +00:00 |
|
MerryMage
|
5319f6af95
|
A64: Implement MLA (vector)
|
2018-02-11 11:00:16 +00:00 |
|
MerryMage
|
727b1b0b51
|
A64: Implement MUL (vector)
|
2018-02-11 10:18:47 +00:00 |
|
MerryMage
|
80fce9c4b9
|
IR: Implement VectorMultiply
|
2018-02-11 10:18:29 +00:00 |
|
MerryMage
|
2b968981a1
|
A64: Implement STR (register, SIMD&FP), LDR (register, SIMD&FP)
|
2018-02-11 01:06:26 +00:00 |
|
MerryMage
|
7681159811
|
decoder/a64: Don't rearrange unrelated decoders
|
2018-02-11 00:43:33 +00:00 |
|
MerryMage
|
56fe848e4e
|
A64: Implement SUB (vector)
|
2018-02-10 23:58:33 +00:00 |
|
MerryMage
|
b429efa081
|
A64: Implement SIMD instruction SSRA, vector variant
|
2018-02-10 23:30:00 +00:00 |
|
MerryMage
|
0a96a437cb
|
A64: Implement SIMD instruction SSHR, vector variant
|
2018-02-10 23:28:05 +00:00 |
|
MerryMage
|
a5299d0be5
|
IR: Implement VectorArithmeticShiftRight
|
2018-02-10 23:27:46 +00:00 |
|
MerryMage
|
8e8068cfaf
|
impl: Improve Vpart setter
|
2018-02-10 17:05:52 +00:00 |
|
MerryMage
|
5ffa84f41d
|
A64: Implement SIMD instructions XTN, XTN2
|
2018-02-10 17:01:33 +00:00 |
|
MerryMage
|
dc9785bdcd
|
IR: Implement VectorNarrow
|
2018-02-10 17:01:33 +00:00 |
|
MerryMage
|
d9f803924e
|
IR: Implement VectorSub
|
2018-02-10 11:25:50 +00:00 |
|
MerryMage
|
c01bbbd09d
|
A64: Implement SIMD instruction USRA, vector variant
|
2018-02-10 11:12:54 +00:00 |
|
MerryMage
|
9e80f94b5f
|
A64: Implement SIMD instruction USHR, vector variant
|
2018-02-10 11:05:58 +00:00 |
|
MerryMage
|
e6a0a4d8ce
|
IR: Implement VectorLogicalShiftRight
|
2018-02-10 11:05:22 +00:00 |
|
MerryMage
|
60ddaa8f38
|
A64: Implement SIMD instructions USHLL, USHLL2
|
2018-02-10 10:35:14 +00:00 |
|
MerryMage
|
670b47149e
|
IR: Implement VectorZeroExtend
|
2018-02-10 10:35:14 +00:00 |
|
MerryMage
|
7ec12cbade
|
IR: Vector instructions now take esize argument in emitter
|
2018-02-10 10:18:10 +00:00 |
|
MerryMage
|
b219105b75
|
A64: Implement SIMD instruction SHL
|
2018-02-10 09:49:55 +00:00 |
|
MerryMage
|
570911e693
|
IR: Implement VectorLogicalShiftLeft{8,16,32,64}
|
2018-02-10 09:31:54 +00:00 |
|
MerryMage
|
e03a9fed98
|
opcodes: Sort vector IR opcodes alphabetically
|
2018-02-10 09:15:01 +00:00 |
|
FernandoS27
|
dee211c4df
|
Implemented BSL, BIC, BIT and BIF vector instructions
|
2018-02-09 13:28:16 +00:00 |
|
MerryMage
|
b0991ee46f
|
A32/decoder/arm: bug: Correct bitstring for SRS
|
2018-02-08 02:05:49 +00:00 |
|
Lioncash
|
1ee5b2e352
|
A64: Move SDIV and UDIV out of data_processing_multiply.cpp
|
2018-02-07 12:07:09 +00:00 |
|
Lioncash
|
25e7c94995
|
A64: Implement ZIP1
|
2018-02-07 12:06:49 +00:00 |
|
FernandoS27
|
c882e6819d
|
Implemented UMULH and SMULH instructions
|
2018-02-06 23:59:24 +00:00 |
|
MerryMage
|
32be42c68e
|
A64: Implement MOVI, MVNI, ORR (vector, immediate), BIC (vector, immediate)
There wasn't a clean way to seperate these instructions out.
|
2018-02-06 23:29:18 +00:00 |
|
MerryMage
|
b6775f1282
|
impl: Add AdvSIMDExpandImm
|
2018-02-06 23:04:23 +00:00 |
|
MerryMage
|
023c2c9818
|
A64: Implement SUB (vector), scalar variant
|
2018-02-06 22:12:39 +00:00 |
|
MerryMage
|
b544b8f4b1
|
A64: Implement ADD (vector), scalar variant
|
2018-02-06 22:09:39 +00:00 |
|
MerryMage
|
63d3a1cc1c
|
A64: Reorganize decoder tables (some vector entries were grouped with scalar entries)
|
2018-02-06 18:30:36 +00:00 |
|
MerryMage
|
59a84ed966
|
A64: Implement BIC (vector, register)
|
2018-02-06 17:57:50 +00:00 |
|
MerryMage
|
8530f52729
|
A64: Implement FMOV (general)
|
2018-02-05 21:44:20 +00:00 |
|
MerryMage
|
ef9057555b
|
translate/impl: Add Vpart
|
2018-02-05 21:43:58 +00:00 |
|
MerryMage
|
37b4840c6f
|
A64: Implement STLLRB, STLLRH, STLLR, LDLARB, LDLARH, LDLAR
|
2018-02-05 15:41:41 +00:00 |
|
MerryMage
|
a785d4fa66
|
A64: Implement FCCMPE
|
2018-02-05 12:26:19 +00:00 |
|
MerryMage
|
d2a2562a25
|
A64: Implement FCCMP
|
2018-02-05 12:26:19 +00:00 |
|
MerryMage
|
37a9472f81
|
IR: FPCompare{32,64} now return NZCV flags instead of implicitly setting them
|
2018-02-05 12:26:19 +00:00 |
|
Lioncash
|
d86b8fc40d
|
A64: Implement FMOV (register)
|
2018-02-05 09:34:47 +00:00 |
|
MerryMage
|
97a742a7c0
|
A64: Implement STLRB, STLRH, STLR, LDARB, LDARH, LDAR
|
2018-02-05 01:12:19 +00:00 |
|
Lioncash
|
e619902ee5
|
A64: Implement CCMP (immediate)
|
2018-02-05 00:45:39 +00:00 |
|