Citra-emu/dynarmic
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

backend/A64: Use correct register size for EmitNot64

Browse Source
This commit is contained in:
SachinVin 2019-10-06 11:20:25 +05:30 committed by xperia64
parent b4addd2564
commit f661d13906
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/backend/A64/emit_a64_data_processing.cpp
View File

@ -1056,11 +1056,11 @@ void EmitA64::EmitNot64(EmitContext& ctx, IR::Inst* inst) {
Arm64Gen::ARM64Reg result;
if (args[0].IsImmediate()) {
result = DecodeReg(ctx.reg_alloc.ScratchGpr());
result = ctx.reg_alloc.ScratchGpr();
code.MOVI2R(result, u32(~args[0].GetImmediateU32()));
}
else {
result = DecodeReg(ctx.reg_alloc.UseScratchGpr(args[0]));
result = ctx.reg_alloc.UseScratchGpr(args[0]);
code.MVN(result, result);
}
ctx.reg_alloc.DefineValue(inst, result);
@ -1116,12 +1116,12 @@ void EmitA64::EmitZeroExtendHalfToWord(EmitContext& ctx, IR::Inst* inst) {
}
void EmitA64::EmitZeroExtendByteToLong(EmitContext& ctx, IR::Inst* inst) {
// x64 zeros upper 32 bits on a 32-bit move
// a64 zeros upper 32 bits on a 32-bit move
EmitZeroExtendByteToWord(ctx, inst);
}
void EmitA64::EmitZeroExtendHalfToLong(EmitContext& ctx, IR::Inst* inst) {
// x64 zeros upper 32 bits on a 32-bit move
// a64 zeros upper 32 bits on a 32-bit move
EmitZeroExtendHalfToWord(ctx, inst);
}