Lioncash 1e8fe95cc4 IR: Add opcodes for interleaving upper-order bytes/halfwords/words/doublewords
I should have added this when I introduced the functions for interleaving
low-order equivalents for consistency in the interface.
2018-03-31 11:01:38 +01:00
2018-03-13 23:20:58 +00:00
2016-08-26 13:13:19 +01:00
2016-08-31 21:50:05 +01:00
2018-01-12 20:05:17 +00:00

Dynarmic

Travis CI Build Status Appveyor CI Build status

A dynamic recompiler for ARM.

Supported guest architectures

  • ARMv6K
  • 64-bit ARMv8

Supported host architectures

  • x86-64

There are no plans to support x86-32.

Documentation

Design documentation can be found at docs/Design.md.

Plans

Near-term

  • Complete ARMv8 support

Medium-term

  • Optimizations

Long-term

  • ARMv7A guest support
  • ARMv5 guest support
  • ARMv8 host support
Description
No description provided
Readme 38 MiB
Languages
C 64%
C++ 23.4%
POV-Ray SDL 10.9%
Pascal 0.7%
SourcePawn 0.7%
Other 0.2%