Lioncash
|
59e62e089e
|
externals: Update catch to v2.2.1
Keeps the testing library up to date
|
2018-03-12 18:03:45 +00:00 |
|
MerryMage
|
6b4c6b06a9
|
impl: Update PC when raising exception
|
2018-02-21 21:02:42 +00:00 |
|
MerryMage
|
7a1313aa24
|
A64: Implement FDIV (vector)
|
2018-02-21 15:03:36 +00:00 |
|
MerryMage
|
b2d781da3a
|
system: Raise exception for YIELD, WFE, WFI, SEV, SEVL
|
2018-02-20 20:31:56 +00:00 |
|
MerryMage
|
b277bf5061
|
Correct FPSR and FPCR
|
2018-02-20 20:31:17 +00:00 |
|
MerryMage
|
7673933a9b
|
A64: Implement USHL
|
2018-02-20 19:48:15 +00:00 |
|
MerryMage
|
8d0e558271
|
A64: Implement UCVTF (vector, integer), scalar variant
|
2018-02-20 19:11:35 +00:00 |
|
MerryMage
|
da9a4f8877
|
A64: Partially implement FCVTZU (scalar, fixed-point) and FCVTZS (scalar, fixed-point)
|
2018-02-20 18:45:28 +00:00 |
|
MerryMage
|
747968416f
|
A64: Implement system register TPIDR_EL0
|
2018-02-20 17:56:20 +00:00 |
|
MerryMage
|
0fd75fd9cb
|
A64: Implement system registers FPCR and FPSR
|
2018-02-20 17:38:29 +00:00 |
|
MerryMage
|
31e370cdf4
|
A64: Implement system register CNTPCT_EL0
|
2018-02-20 16:56:05 +00:00 |
|
MerryMage
|
9a88fd3340
|
A64: Implement system register CTR_EL0
|
2018-02-20 16:44:13 +00:00 |
|
MerryMage
|
1d16896d25
|
A64: Implement NEG (vector)
|
2018-02-20 15:41:07 +00:00 |
|
MerryMage
|
3184edf4a9
|
IR: Add IR instruction ZeroVector
|
2018-02-20 15:41:07 +00:00 |
|
MerryMage
|
31f8fbc5b8
|
emit_x64_floating_point: Add maybe_unused to preprocess parameter
|
2018-02-20 15:41:07 +00:00 |
|
MerryMage
|
567eb1a2f1
|
A64: Implement FMINNM (scalar)
|
2018-02-20 14:14:40 +00:00 |
|
MerryMage
|
c6d8fa1d36
|
A64: Implement FMAXNM (scalar)
|
2018-02-20 14:05:14 +00:00 |
|
MerryMage
|
616056d9a3
|
constant_pool: Add frame parameter
|
2018-02-20 14:04:48 +00:00 |
|
MerryMage
|
a3747cb01c
|
A64: Implement ADDP (scalar)
|
2018-02-18 23:55:38 +00:00 |
|
MerryMage
|
5cd5d9f5f8
|
reg_alloc: Only exchange GPRs
|
2018-02-18 23:24:15 +00:00 |
|
MerryMage
|
dd0452a435
|
A64: Implement DUP (element), scalar variant
|
2018-02-18 18:58:01 +00:00 |
|
MerryMage
|
e5732ea66f
|
emit_x64_floating_point: Correct FP{Max,Min}{32,64} implementations for -0/+0
|
2018-02-18 15:19:10 +00:00 |
|
MerryMage
|
40eb9c3253
|
A64: Implement FMAX (scalar), FMIN (scalar)
|
2018-02-18 13:49:23 +00:00 |
|
MerryMage
|
7cef39bdb4
|
fuzz_with_unicorn: QEMU's implementation of FCVT is incorrect
|
2018-02-18 13:47:41 +00:00 |
|
MerryMage
|
826dce212e
|
travis: Switch unicorn repository
|
2018-02-18 13:21:29 +00:00 |
|
MerryMage
|
9605f28792
|
a64/config: Allow NaN emulation accuracy to be set
|
2018-02-18 13:18:22 +00:00 |
|
MerryMage
|
e9435bc191
|
a64_emit_x64: Add conf to A64EmitContext
|
2018-02-18 13:18:22 +00:00 |
|
MerryMage
|
30b596df19
|
fuzz_with_unicorn: Explicitly test floating point instructions
|
2018-02-18 13:18:22 +00:00 |
|
MerryMage
|
be292a819c
|
A64: Implement FSQRT (scalar)
|
2018-02-18 13:18:22 +00:00 |
|
MerryMage
|
3c42d48a3f
|
backend_x64: Accurately handle NaNs
|
2018-02-18 13:18:22 +00:00 |
|
MerryMage
|
4aefed05d5
|
fuzz_with_unicorn: Print AArch64 disassembly
|
2018-02-18 13:18:22 +00:00 |
|
MerryMage
|
e585e1d49e
|
T32: Add initial decoder list
|
2018-02-14 19:29:19 +00:00 |
|
MerryMage
|
1598af4f12
|
simd_three_same: Add VectorZeroUpper to CMGE (vector) and CMHS (vector)
|
2018-02-13 19:01:47 +00:00 |
|
MerryMage
|
029ae11040
|
A64: Implement CMGT (zero), CMEQ (zero), CMLT (zero)
|
2018-02-13 19:01:21 +00:00 |
|
MerryMage
|
91483ab975
|
decoder/a64: Rearrange SIMD two-register misc decoders
|
2018-02-13 18:51:43 +00:00 |
|
MerryMage
|
9158534048
|
A64: Implement CMGE (register)
|
2018-02-13 18:29:54 +00:00 |
|
MerryMage
|
41e421bf0b
|
A64: Implement CMHI, CMHS
|
2018-02-13 18:20:18 +00:00 |
|
MerryMage
|
324810cfad
|
IR: Implement Vector{Less,Greater}{,Equal}{Signed,Unsigned}
|
2018-02-13 18:20:00 +00:00 |
|
MerryMage
|
89007194a7
|
A64: Implement SMAX, SMIN, UMAX, UMIN
|
2018-02-13 17:57:07 +00:00 |
|
MerryMage
|
2880eb3da1
|
IR: Implement Vector{Max,Min}{Signed,Unsigned}
|
2018-02-13 17:56:46 +00:00 |
|
MerryMage
|
7d8543b70e
|
A64: Implement CMGT (register)
|
2018-02-13 15:47:52 +00:00 |
|
MerryMage
|
6d4f14e876
|
IR: Implement VectorGreaterSigned
|
2018-02-13 15:47:52 +00:00 |
|
MerryMage
|
9527d52c49
|
Exclusive fixups
* Incorrect size of exclusive_address
* Disable tests on exclusive memory instructions for now
|
2018-02-13 15:47:52 +00:00 |
|
MerryMage
|
182c776d7e
|
a64_emit_x64: EmitExclusiveWrite: Make MSVC happy (narrowing conversion warning)
|
2018-02-13 13:39:14 +00:00 |
|
MerryMage
|
229ff47738
|
Merge branch 'feature/exclusive-mem'
|
2018-02-13 12:53:29 +00:00 |
|
MerryMage
|
43f27b3e15
|
A64: Implement STXP, STLXP, LDXP, LDAXP
|
2018-02-13 12:50:50 +00:00 |
|
MerryMage
|
11eb8c2bea
|
A64: Implement CLREX
|
2018-02-13 12:31:16 +00:00 |
|
MerryMage
|
22285842af
|
A64: Implement STXRB, STXRH, STXR, STLXRB, STLXRH, STLXR, LDXRB, LDXRH, LDXR, LDAXRB, LDAXRH, LDAXR
|
2018-02-13 12:30:58 +00:00 |
|
MerryMage
|
d7323d6799
|
fuzz_with_unicorn: Speed up tests by not initializing/tearing down constantly
|
2018-02-12 21:48:29 +00:00 |
|
MerryMage
|
eac0933738
|
Merge branch 'feature/direct-page-table-access'
|
2018-02-12 21:47:43 +00:00 |
|